<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>delabs Tech &#187; ASIC EDA</title>
	<atom:link href="http://www.delabs.net/news/category/asic-eda/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.delabs.net/news</link>
	<description>Electronic Product and Circuit Design</description>
	<lastBuildDate>Tue, 07 Feb 2012 14:06:44 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.3</generator>
		<item>
		<title>SOCcentral &#8211; ASIC FPGA EDA</title>
		<link>http://www.delabs.net/news/2012/01/28/soccentral-asic-fpga-eda/</link>
		<comments>http://www.delabs.net/news/2012/01/28/soccentral-asic-fpga-eda/#comments</comments>
		<pubDate>Sat, 28 Jan 2012 15:07:00 +0000</pubDate>
		<dc:creator>delabs</dc:creator>
				<category><![CDATA[ASIC EDA]]></category>
		<category><![CDATA[SOC-FPGA]]></category>

		<guid isPermaLink="false">http://www.delabs.net/news/?p=1307</guid>
		<description><![CDATA[Updated daily, SOCcentral brings you the latest news about SOC/ASIC/FPGA design, EDA tools and design methodologies, intellectual property (IP), programmable logic and design reuse. You&#8217;ll also find the abstracts (and links) to more than 1600 relevant magazine and newspaper articles, tutorials, whitepapers, and application notes available on line, as well as the most comprehensive directory <a href='http://www.delabs.net/news/2012/01/28/soccentral-asic-fpga-eda/'>[Read More ....]</a>]]></description>
		<wfw:commentRss>http://www.delabs.net/news/2012/01/28/soccentral-asic-fpga-eda/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>eg3 &#8211; Embedded Systems fpga vhdl dsp</title>
		<link>http://www.delabs.net/news/2012/01/16/eg3-embedded-systems-fpga-vhdl-dsp/</link>
		<comments>http://www.delabs.net/news/2012/01/16/eg3-embedded-systems-fpga-vhdl-dsp/#comments</comments>
		<pubDate>Mon, 16 Jan 2012 10:32:00 +0000</pubDate>
		<dc:creator>delabs</dc:creator>
				<category><![CDATA[ASIC EDA]]></category>
		<category><![CDATA[Embedded]]></category>

		<guid isPermaLink="false">http://www.delabs.net/news/?p=1296</guid>
		<description><![CDATA[eg3 &#8211; Embedded Systems fpga vhdl dsp Board-level (applied computing), DSP, embedded systems, software, real-time or RTOS and internet-enabling information. free stuff from eg3.com. eg3.com identifies the best of the web for embedded, dsp, board-level (cpci, vme, pc/104&#8230;), soc, rtos/realtime, and open source for embedded. we browse, research, and organize the best of the web <a href='http://www.delabs.net/news/2012/01/16/eg3-embedded-systems-fpga-vhdl-dsp/'>[Read More ....]</a>]]></description>
		<wfw:commentRss>http://www.delabs.net/news/2012/01/16/eg3-embedded-systems-fpga-vhdl-dsp/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Design And Reuse &#8211; SOC IP ASIC Resource</title>
		<link>http://www.delabs.net/news/2012/01/10/design-and-reuse-soc-ip-asic-resource/</link>
		<comments>http://www.delabs.net/news/2012/01/10/design-and-reuse-soc-ip-asic-resource/#comments</comments>
		<pubDate>Tue, 10 Jan 2012 10:48:00 +0000</pubDate>
		<dc:creator>delabs</dc:creator>
				<category><![CDATA[ASIC EDA]]></category>

		<guid isPermaLink="false">http://www.delabs.net/news/?p=1289</guid>
		<description><![CDATA[Design And Reuse &#8211; SOC IP ASIC Resource Design And Reuse, The Web&#8217;s System On Chip Design Resource : catalogs of IPs, Virtual Components, Cores, Embedded Software and Design Tools. IP Reuse Station SoC Collaborative Platform D&#38;R Silicon IP and SoC]]></description>
		<wfw:commentRss>http://www.delabs.net/news/2012/01/10/design-and-reuse-soc-ip-asic-resource/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>PTC &#8211; Mathcad Electrical Engineering Library</title>
		<link>http://www.delabs.net/news/2011/08/26/ptc-mathcad-electrical-engineering-library/</link>
		<comments>http://www.delabs.net/news/2011/08/26/ptc-mathcad-electrical-engineering-library/#comments</comments>
		<pubDate>Fri, 26 Aug 2011 10:32:00 +0000</pubDate>
		<dc:creator>delabs</dc:creator>
				<category><![CDATA[ASIC EDA]]></category>

		<guid isPermaLink="false">http://www.delabs.net/news/2011/08/26/ptc-mathcad-electrical-engineering-library/</guid>
		<description><![CDATA[Ideas, Design, Simulation, Emulation and Testing. The fundamentals are governed by Math. The parameters, the metrics, the limits, the specifications. All have to be taken into account, none overlooked. More Meticulous and exhaustive the pre-processing is, the less errors and shocks we get at the end of the product design cycle. I have had my <a href='http://www.delabs.net/news/2011/08/26/ptc-mathcad-electrical-engineering-library/'>[Read More ....]</a>]]></description>
		<wfw:commentRss>http://www.delabs.net/news/2011/08/26/ptc-mathcad-electrical-engineering-library/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>DSP and VLSI Tutorials and Courses</title>
		<link>http://www.delabs.net/news/2011/08/19/dsp-and-vlsi-tutorials-and-courses/</link>
		<comments>http://www.delabs.net/news/2011/08/19/dsp-and-vlsi-tutorials-and-courses/#comments</comments>
		<pubDate>Fri, 19 Aug 2011 14:55:00 +0000</pubDate>
		<dc:creator>delabs</dc:creator>
				<category><![CDATA[ASIC EDA]]></category>
		<category><![CDATA[SOC-FPGA]]></category>

		<guid isPermaLink="false">http://www.delabs.net/news/2011/08/19/dsp-and-vlsi-tutorials-and-courses/</guid>
		<description><![CDATA[Advanced course on VLSI system design has evolved from the lecture notes and the additional material used by Prof. Daniel Mlynek and Prof. Yusuf Leblebici in their senior-year course offerings at the Swiss Federal Intitute of Technology &#8211; Lausanne&#8230; VLSI System Design WebCourse Design of VLSI Systems Unified view of technological, architectural and design-related aspects <a href='http://www.delabs.net/news/2011/08/19/dsp-and-vlsi-tutorials-and-courses/'>[Read More ....]</a>]]></description>
		<wfw:commentRss>http://www.delabs.net/news/2011/08/19/dsp-and-vlsi-tutorials-and-courses/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Embedded Systems &#8211; Twitter Profiles</title>
		<link>http://www.delabs.net/news/2011/07/07/embedded-systems-twitter-profiles/</link>
		<comments>http://www.delabs.net/news/2011/07/07/embedded-systems-twitter-profiles/#comments</comments>
		<pubDate>Thu, 07 Jul 2011 16:13:00 +0000</pubDate>
		<dc:creator>delabs</dc:creator>
				<category><![CDATA[ASIC EDA]]></category>
		<category><![CDATA[Embedded]]></category>

		<guid isPermaLink="false">http://www.delabs.net/2011/07/07/embedded-systems-twitter-profiles/</guid>
		<description><![CDATA[You can find many people and firms who interface with twitter here. @delabs/embedded &#8211; Embedded System Development, Microcontroller, CPU, SBC, ARM. @delabs/eda-asic &#8211; EDA, ASIC, FPGA, CPLD, IP Cores, Simulation, Foundry and SoC. Jason McDonald &#8211; eg3 &#8211; Embedded Systems &#8211; Articles on embedded systems &#8211; eg3.com. Also about new products, interviews, research notes, and <a href='http://www.delabs.net/news/2011/07/07/embedded-systems-twitter-profiles/'>[Read More ....]</a>]]></description>
		<wfw:commentRss>http://www.delabs.net/news/2011/07/07/embedded-systems-twitter-profiles/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>BeMicro Altera FPGA Evaluation Kit</title>
		<link>http://www.delabs.net/news/2011/06/15/bemicro-altera-fpga-evaluation-kit/</link>
		<comments>http://www.delabs.net/news/2011/06/15/bemicro-altera-fpga-evaluation-kit/#comments</comments>
		<pubDate>Wed, 15 Jun 2011 05:11:00 +0000</pubDate>
		<dc:creator>delabs</dc:creator>
				<category><![CDATA[ASIC EDA]]></category>
		<category><![CDATA[Embedded]]></category>
		<category><![CDATA[SOC-FPGA]]></category>

		<guid isPermaLink="false">http://www.delabs.net/2011/06/15/bemicro-altera-fpga-evaluation-kit/</guid>
		<description><![CDATA[Embedded Processor System in an FPGA in Minutes. Low-cost evaluation kit, includes a complete lab. Integrate a custom microprocessor in a Cyclone III FPGA.Example code and even a Nios II a 32-bit embedded-processor RISC CPU soft core. Many peripheral modules are ready for gluing to your processor, right within the software. It then generates the <a href='http://www.delabs.net/news/2011/06/15/bemicro-altera-fpga-evaluation-kit/'>[Read More ....]</a>]]></description>
		<wfw:commentRss>http://www.delabs.net/news/2011/06/15/bemicro-altera-fpga-evaluation-kit/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>

<!-- Performance optimized by W3 Total Cache. Learn more: http://www.w3-edge.com/wordpress-plugins/

Minified using disk: basic
Page Caching using disk: enhanced
Object Caching 469/557 objects using disk: basic

Served from: www.delabs.net @ 2012-02-08 18:05:48 -->
